Static Timing Analysis for Nanometer Designs

Author:

J. Bhasker

Publisher:

Springer

Rs7021 Rs15263 54% OFF

Availability: Available

Shipping-Time: Same Day Dispatch

    

Rating and Reviews

0.0 / 5

5
0%
0

4
0%
0

3
0%
0

2
0%
0

1
0%
0
Publisher

Springer

Publication Year 2013
ISBN-13

9781441947154

ISBN-10 9781441947154
Binding

Paperback

Number of Pages 572 Pages
Language (English)
Weight (grms) 855
iming, timing, timing! That is the main concern of a digital designer charged with designing a semiconductor chip. What is it, how is it T described, and how does one verify it? The design team of a large digital design may spend months architecting and iterating the design to achieve the required timing target. Besides functional verification, the t- ing closure is the major milestone which dictates when a chip can be - leased to the semiconductor foundry for fabrication. This book addresses the timing verification using static timing analysis for nanometer designs. The book has originated from many years of our working in the area of timing verification for complex nanometer designs. We have come across many design engineers trying to learn the background and various aspects of static timing analysis. Unfortunately, there is no book currently ava- able that can be used by a working engineer to get acquainted with the - tails of static timing analysis. The chip designers lack a central reference for information on timing, that covers the basics to the advanced timing veri- cation procedures and techniques.

J. Bhasker

No Review Found